A method to perform error simulation in VHDL
نویسنده
چکیده
∗ This work has been partially funded by TOMI project (ESPRIT #20724) Abstract: This paper describes a method to perform error simulation to estimate the quality of the testbenches used to validate VHDL designs. The method is based in the mutation of VHDL descriptions by an error model. The proposed method allows an automatic execution of the error simulation using a commercial VHDL simulator. The resulting tool will be integrated in an environment devoted to quality checking of VHDL designs.
منابع مشابه
Behavioral Modeling and Simulation of Semiconductor Devices and Circuits Using VHDL-AMS
During the past few years, a lot of work has been done on behavioral models and simulation tools. But a need for modeling strategy still remains. The VHDL-AMS language supports the description of analog electronic circuits using Ordinary Differential Algebraic Equations (ODAEs), in addition to its support for describing discrete-event systems. For VHDL-AMS to be useful to the analog design ...
متن کاملA Comparative Study of VHDL Implementation of FT-2D-cGA and FT-3D-cGA on Different Benchmarks (RESEARCH NOTE)
This paper presents the VHDL implementation of fault tolerant cellular genetic algorithm. The goal of paper is to harden the hardware implementation of the cGA against single error upset (SEU), when affecting the fitness registers in the target hardware. The proposed approach, consists of two phases; Error monitoring and error recovery. Using innovative connectivity between processing elements ...
متن کاملJitter Tolerance Analysis of Clock and Data Recovery Circuits
In the scope of the development of a complete top-down design flow targeting clock and data recovery circuits for high-speed data links, we present two methods to analyze the jitter tolerance of such links, based on statistical simulation of incoming data jitter and its effects on the recovered data bit error rate using Matlab. The second method is based on time-domain simulation using VHDL and...
متن کاملImage Sensor Matrix High Speed Simulation
This paper presents a new high speed simulation methodology to solve the long simulation time problem of CMOS image sensor matrix. Generally, for integrating the pixel matrix in SOC and simulating the system performance, designers try to model the pixel in various modeling languages such as VHDL-AMS, SystemC or Matlab. We introduce a new alternative method based on spice model in cadence design...
متن کاملAnalysis and Comparison of Sigma Delta A/D Converter Model for AMS-VHDL and SIMULINK
This paper presents a simulation of sigma-delta A/D converter using mixed signal environment and compares the accuracy achieved by mixed signal modeling environment over normal simulators, the converter designed here is of third order, we also analyzed the behavior of the converter the complete simulation is performed using Simplorer VHDL– AMS simulator in which codes are written in VHDL–AMS la...
متن کامل